IBM demonstrates the first sub-1nm chip using a 3D nanostack architecture with nearly 100 billion transistors
IBM Research published results at VLSI 2026 showing a 0.7nm nanosheet chip that vertically stacks transistors in 3D, projecting 50% more performance or 70% better efficiency than its 2nm node.